Job Responsibilities:
Lead the WW Verification activities and direct manage 8+ talented DV +AVV
engineers.
Design verification architecture sole ownership, defining the DV requirements
for full signoff on SoC from architecture stage to tapeout.
Close collaboration with System, architecture , Desig