VLSI Engineer

• 2+ years in digital design/verification and Front-End ASIC flows (RTL coding, simulation, synthesis)
• Familiarity with Verilog/Sys-Verilog HDL languages
• Familiarity with UNIX development environment
• Very Good communication skills (job requires working with multiple different teams)
• Very good verbal and written English