2 years of related work experience
Knowledge in digital design verification, preferably in System Verilog.
Ability to understand HW SW partition and system level considerations.
Proven experience in creating a constraint random verification environment according to the specifications.
Ability to work in a team and to work in the Lab in order to assist in debugging the designs.
Ability to take technical leadership and guide younger engineers.