3 years of experience in HW Verification developing, methodologies and implementation.
Experience in building a test plan and setting verification goals
Experience and understanding of Random Verification concepts, methodologies and Environments
Experience in System Verilog, UVM
Good programming skills in Verilog, Matlab, Perl
Bachelor's, Electrical Engineering or equivalent experience