Position Description:
Experience FE engineer, Handling RTL design for new blocks and legacy blocks, chip integration, block level and top level verification, RTL simulations and gate level simulations
Position Requirements:
3 years of hands-on work in VLSI Design/Verification,
Experience with legacy code understanding,
Debugging and problems solving attitude