Responsibilities:
Define the algorithm and architecture of Power line communication IP's.
Perform communication channel MATLAB simulations.
Requirements:
B.Sc. In Electrical Engineering from leading universities.
At least 2-3 years' experience in digital signal processing simulations using MATLAB.
Knowledge in communication protocols and error correction codes.
Experience in Verilog/VHDL – a strong advantage.