• RTL to GDS full flow (synthesis, Post and Route).
• Signoff flows (Timing signoff, DRC and LVS signoff).
• Post – silicon correlation and characterization.
•Conductin close and interactive work with other groups, such as Chip Design, Production and Testing.
• 1-10 years of Chip Development or Testing experience.
• B.Sc. in Electrical Engineering.