|
|
|
|
|
|
|
|
|
|
|
|
|
| מהות התפקיד: |
|
Primary responsibilities:
• Responsibility of backend knowledge , definitions , technologies and implementation from floorplan to GDS
• Refine the backend methodologies for design.
Requirements:
• BSEE
• Proven experience with backend team management focused on TSMC backend flow on large chips.
• Proven knowledge and deep understanding and “hands on” of backend tools (cadence backend is advantage).
• Proven knowledge of timing aspects.
• Deep understanding and experience 40nm technology in details.
• Proven knowledge on power optimization on deep sub micron processes. |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| מהות התפקיד: |
|
Job description
As designer:
1) Get requirement for architecture for his block and write design specifications.
2) Design blocks in the SOC at RTL.
3) Work with the verification to check his blocks.
As P&R:
1) Responsible for all flow from netlist to GDS2 on chip which have small digital part (mostly analog which is hard macro).
2) Work with subcontractors to help P&R activity if needed.
3) Option to wok also on the DFT side of this logic.
Job Requirements
BSc Electrical Engineering
Designer with knowledge in P&R:
At least 2 years’ experience in L |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| מהות התפקיד: |
|
Job Description
The Application Engineer will provide expert level technical customer Pre-Sale support for customers on leading edge technologies
This is an excellent opportunity to work on challenging and complex projects
at advanced technology environment with major companies in the semiconductor domain.
Requirements
• Frontend Engineer with experience in Synthesis and Formal verification.
• Experience in the DFT (Design for the test) or/and STA (static timing analysis) or/ and ATPG definitely a plus.
• Experience in digital implementation flow - a plus.
• Degree in Electrical Enginee |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| מהות התפקיד: |
|
Description:
Responsible for supporting Design Solution's power noise and reliability platforms, resolving product issues, and improving its usability by directly communicating with users.
Qualifications:
• Knowledge in electronic circuits and physical designs
• Knowledge or experience in the preferred areas such: as VLSI circuit simulation methodology, Signal integrity in high-speed I/O design (including transmission lines) and Package and PCB layout and modeling
• Experience in using or supporting EDA tools such as: LEF DEF GDSII, Liberty STA, Extraction SPEF/DSPF, Spice, Programmi |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| מהות התפקיד: |
|
Description:
Backend implementation of ASIC/CPU modules (RTL to GDS)
• Introduction and ramping of new tools
• Building new design flow for advanced technologies
Technical -
• Experience in backend of ASIC/VLSI - advantage
• Knowledge of Verilog - advantage
• Knowledge and experience with backend tools - advantage
Qualifications:
Education -
• B.Sc in Electrical / Computer Engineering - Mandatory
• Courses on backend design tools - Optional
• Course in RTL Verilog coding – Optional
Technical -
• Experience in backend implementation of ASIC/CPU - advantage -
• Knowledge in Verilog - ad |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| מהות התפקיד: |
|
Description:
Leading Backend activities in group which is expanding its product portfolio and developing new complex products targeting
data center and metro access markets.
These activities include many aspects of products Backend design flow:
Synthesis, Place & Route of very large complex blocks.
STA timing analysis of high speed designs, both sub-chip and full chip levels.
Qualifications:
B.Sc in Electrical Engineering - Mandatory.
Experienced Backend engineer 5-8 years in Backend - Mandatory.
Technical and team Leading experience - Mandatory. |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| מהות התפקיד: |
|
Backend Engineer
Required skills:
Minimum 5 years hands-on experience with advanced RTL to GDS IC design flow.
Experience must include:
1. Synthesis.
2. Constraint writing.
3. Equivalent checking.
4. Floor-planning.
5. Clock Tree synthesis.
6. Static Timing Analysis.
7. Timing driven Place and Route.
8. Noise Analysis.
9. Power Analysis. |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| מהות התפקיד: |
|
ניסיון:
חייב/ת לדעת יסודות תכנון לוגי, דיגיטלי/אנלוגי
רצוי ידע ב CIRCUIT DESIGN
ידע ונסיון ב VHDL/VERILOG
ידע ונסיון בתכנון ASIC ו/או VLSI- Back-End, Front-End ו- Test
SYNOPSYS, CADANCE, MENTOR, כמו :CAD ידע ונסיון בתוכנות |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
פעולות 
תנאי השימוש